

# R&D Activities at IN2P3 for a Vertex Detector suited to ILC

**M. Winter** (PICSEL group of IPHC-Strasbourg)


- Sensor design : contrib. from Y.Degerli (AIDA/Saclay) -

## Outline


- *Requirements and topics addressed*
- *Status of CPS development for running at  $\sqrt{s} \lesssim 500$  GeV (0.35  $\mu\text{m}$  process)*
- *Improvements coming from 0.18  $\mu\text{m}$  CMOS process*
  - ↪ *fast CMOS sensor (AROM) with  $\mu\text{s}$  level timestamping*
- *Outcome of a 0.18  $\mu\text{m}$  CMOS technology characterisation*
- *Plans for the coming years*
- *Ladder developments*
- *Summary*

# ILC Vertexing Performance Goals

- CMOS PIXEL SENSORS (CPS) pioneering devt triggered by ILC vertex detector requirements :
  - \* unprecedented granularity & material budget (very low power)
  - \* much less demanding running conditions than at LHC
    - ⇒ alleviated read-out speed & radiation tolerance requests
  - \* ILC duty cycle  $\sim 1/200$ 
    - ⇒ power saving by power pulsing sub-systems



- Vertexing goal:
  - \* achieve high efficiency & purity flavour tagging
    - charm & tau, jet-flavour !!!
  - ↪  $\sigma_{R\phi, Z} \leq 5 \oplus 10/p \cdot \sin^{3/2}\theta \text{ } \mu\text{m}$ 
    - ▷ LHC:  $\sigma_{R\phi} \simeq 12 \oplus 70/p \cdot \sin^{3/2}\theta$
  - ▷ Comparison:  $\sigma_{R\phi, Z}$  (ILD) with VXD
    - made of ATLAS-IBL or ILD-VXD pixels



# The Central Conflict of Vertexing

- A COMPLEX SET OF STRONGLY CORRELATED ISSUES :

- ✧ **Charged particle sensor technology :**

highly granular, thin, low power, swift pixel sensors

- ✧ **Micro-electronics :**

highly integrated, low power, SEE safe, r.o.  $\mu$ circuits

- ✧ **Electronics :**

high data transfer bandwidth (no trigger), some SEE tol.

low mass power delivery, allowing for power cycling

- ✧ **Mechanics :**

rigid, ultra-light, heat but not electrical conductive,  
mechanical supports, possibly with  $C_{\Delta t} \simeq C_{\Delta t}^{Si}$

very low mass, preferably air, cooling system

micron level alignment capability



- ✧ **EM compliance :**

power cycling in high B field  $\Rightarrow$  F(Lorentz)

higher mode beam wakefield disturbance  $\Rightarrow$  pick-up noise ?

- ✧ **Radiation load and SEE compliance at  $T_{room}$**

$\Rightarrow$  reduced material budget



# Topics Addressed by the R&D

## ● VERTEX DETECTOR CONCEPT :




- \* Cylindrical geometry based on 3 concentric 2-sided layers
- \* Layers equipped with 3 different CMOS Pixel Sensors (CPS)

## ● PIXEL SENSOR DEVELOPMENT:

- \* Exploit CPS potential & IPHC expertise
- \* R&D performed in synergy with other applications
  - ↳ EUDET-BT, STAR, ALICE, CBM, ...
- \* CPS  $\equiv$  unique technology being simultaneously granular, thin, integrating full FEE, industrial & cheap
- \* Address trade-off btw spatial resolution & read-out speed

## ● DOUBLE-SIDED LADDER DEVELOPMENT:

- \* Develop concept of 2-sided ladder using  $50 \mu\text{m}$  thin CPS
- \* Develop concept of mini-vectors providing high spatial resolution & time stamping
- \* Address the issue of high precision alignment & power cycling in high magnetic field







# DEVELOPMENT OF CMOS SENSORS

## STAR-PXL

### HALF-BARREL :

- 20 ladders (0.37%  $X_0$ )
- 200 sensors
- $180 \cdot 10^6$  pixels
- air flow cooling :  
 $T \lesssim 35^\circ\text{C}$
- $\sigma_{sp} < 4 \mu\text{m}$
- rad. load  $\gg$  ILC values
- $t_{r.o.} \simeq 190 \mu\text{s}$   
↪ ILC :  $\mathcal{O}(10) \mu\text{s}$  !




Installed in January 2014

# State-of-the-Art: MIMOSA-28 for the STAR-PXL

- Main characteristics of ULTIMATE ( $\equiv$  MIMOSA-28):


- \* rolling shutter read-out derived from EUDET BT chip: MIMOSA-26
- \*  $0.35 \mu m$  process with high-resistivity epitaxial layer
- \* column // architecture with in-pixel cDS & amplification
- \* end-of-column discrimination & binary charge encoding
- \* on-chip zero-suppression
- \* active area: 960 columns of 928 pixels ( $19.9 \times 19.2 \text{ mm}^2$ )
- \* pitch:  $20.7 \mu m \rightarrow \sim 0.9$  million pixels  
 $\hookrightarrow$  charge sharing  $\Rightarrow \sigma_{sp} \gtrsim 3.5 \mu m$
- \* JTAG programmable
- \*  $t_{r.o.} \lesssim 200 \mu s$  ( $\sim 5 \times 10^3$  frames/s)  $\Rightarrow$  suited to  $> 10^6$  part./cm<sup>2</sup>/s
- \* 2 outputs at 160 MHz
- \*  $\sim 150 \text{ mW/cm}^2$  power consumption
- \*  $N \lesssim 15 e^-$  ENC at 30-35 $^\circ$  C
- \*  $\epsilon_{det}$  versus fake hit rate  $\rightsquigarrow \rightsquigarrow \rightsquigarrow \rightsquigarrow$
- \* Radiation tolerance :  $3 \cdot 10^{12} n_{eq}/\text{cm}^2$  & 150 kRad at 30-35 $^\circ$  C
- \* Detector construction under way (40 ladders made of 10 sensors)



▷▷▷ 1st step: Commissioning of 3/10 of detector completed  
 at RHIC with pp collisions in May-June 2013

▷▷▷ next step: Start of physics with full detector in Feb. 2014

Mimosa 28 - epi 20 um - NC



# CMOS Pixel Sensors for the ILD-VXD (1/3)

## • Two types of CMOS Pixel Sensors :

### ✳ Inner layers ( $\lesssim 300 \text{ cm}^2$ ) :

Priority to read-out speed & spatial resolution

↪ small pixels ( $16 \times 16 / 80 \mu\text{m}^2$ )

with binary charge encoding

↪  $t_{r.o.} \sim 50 / 10 \mu\text{s}$ ;  $\sigma_{sp} \lesssim 3 / 6 \mu\text{m}$

### ✳ Outer layers ( $\sim 3000 \text{ cm}^2$ ) :

Priority to power consumption and good resolution

↪ large pixels ( $35 \times 35 \mu\text{m}^2$ )

with 3-4 bits charge encoding

↪  $t_{r.o.} \sim 100 \mu\text{s}$ ;  $\sigma_{sp} \lesssim 4 \mu\text{m}$

## • 2-sided ladder concept for inner layer :


↪ PLUME collaboration

### ✳ Square pixels ( $16 \times 16 \mu\text{m}^2$ )


on internal ladder face ( $\sigma_{sp} < 3 \mu\text{m}$ )

### ✳ Elongated pixels ( $16 \times 64 / 80 \mu\text{m}^2$ )

on external ladder face ( $t_{r.o.} \sim 10 \mu\text{s}$ )



✳ Total VXD instantaneous/average power  $< 600/12 \text{ W}$  (0.18  $\mu\text{m}$  process)





# CMOS Pixel Sensors for the ILD-VXD (2/3)


- From the STAR-PXL to the ILC-VXD :

Detector	$\sigma_{sp}$	$t_{int}$	Dose (30°C)	Fluence (30°C)
STAR-PXL	$\gtrsim 3.5 \mu m$	190 $\mu s$	150 kRad	$3 \cdot 10^{12} n_{eq}/cm^2$
ILD-VXD/In	$< 3 \mu m$	50/10 $\mu s$	$< 100$ kRad	$\lesssim 10^{11} n_{eq}/cm^2$
ILD-VXD/Out	$\lesssim 4 \mu m$	100 $\mu s$	$< 10$ kRad	$\lesssim 10^{10} n_{eq}/cm^2$

- Final "500 GeV" CPS prototypes : fab. in Winter 2011/12 ( $0.35 \mu m$  process for economic reasons)


- \* **MIMOSA-30**: inner layer prototype with 2-sided read-out

$\hookrightarrow$  one side : 256 pixels ( $16 \times 16 \mu m^2$ )  
 $\hookrightarrow$  other side : 64 pixels ( $16 \times 64 \mu m^2$ )



- \* **MIMOSA-31**: outer layer prototype


$\hookrightarrow$  48 col. of 64 pixels ( $35 \times 35 \mu m^2$ )  
 ended with 4-bit ADC






# CMOS Pixel Sensors for the ILD-VXD (3/3)


- **MIMOSA-30: prototype for ILD-VXD innermost layer** ▷ ▷ ▷
  - ✳ 0.35 CMOS  $\mu m$  process with high-resistivity epitaxy
  - ✳ in-pixel CDS, rolling shutter read-out, binary sparsified output
  - ✳ columns length  $\simeq$  final sensor (4-5 mm long)
  - ✳ **high resolution side : pixels of  $16 \times 16 \mu m^2 \Rightarrow$  expect  $\sigma_{sp} < 3 \mu m$** 
    - 128 columns (discri) & 8 col. (analog) of 256 rows
    - read-out time  $\lesssim 50 \mu s$
  - ✳ **time stamping side : pixels of  $16 \times 64 \mu m^2 \Rightarrow t_{r.o.} \sim 10 \mu s$** 
    - (expect  $\sigma_{sp} \sim 6 \mu m$ )
    - 128 columns (discri) and 8 col. (analog) of 64 rows
    - lab tests positive :  $N \sim 15 e^-$  ENC & discri. all OK for  $t_{r.o.} = 10 \mu s$
  - ✳ beam tests (CERN-SPS) in July '12  $\Rightarrow \sigma_{sp}$  ▷ ▷ ▷



Mimosa resolution vs pitch



- **MIMOSA-31: prototype for ILD-VXD outer layers**
  - ✳ pixels of  $35 \times 35 \mu m^2$  (power saving) ▷ ▷ ▷
  - ✳ 48 columns of 64 pixels ended with 4-bit ADC (1/10 of full scale chip)
    - $\hookrightarrow$  expect  $\sigma_{sp} \lesssim 3.5 \mu m$
  - ✳  $t_{r.o.} \sim 10 \mu s$  (1/10 of full scale chip)  $\rightarrow \sim 100 \mu s$




# Acceleration of Frame Read-Out

- Motivations for faster read-out:

- \* robustness w.r.t. predicted 500 GeV BG rate (keep inner radius small, ...)
- \* standalone inner tracking capability (e.g. soft tracks)
- \* compatibility with high-energy running: expected beam BG at  $\sqrt{s} \gtrsim 1 \text{ TeV} \simeq 3\text{--}5 \times \text{BG} (500 \text{ GeV})$

- How to accelerate the elongated pixel read-out

- \* elongated pixel dimensions allow for in-pixel discri.  $\Rightarrow \geq 2$  faster r.o.
- \* read out simultaneously 2 or 4 rows  $\Rightarrow$  2-4 faster r.o./side
- \* subdivide pixel area in 4-8 sub-arrays read out in //  $\Rightarrow$  2-4 faster r.o./side
- ▷ 0.18  $\mu\text{m}$  process needed: 6-7 ML, design compactness, in-pixel CMOS T, ...
- \* conservative step: 2 discri./col. **end** (22  $\mu\text{m}$  wide)  $\Rightarrow$  simult. 2 row r.o.




- Expected VXD performances at 1 TeV (and 0.5 TeV)

Layer	$\sigma_{sp}$	$t_{int}$	Occupancy [%]	Power
	MIMOSA/AROM	MIMOSA/AROM	1 TeV (0.5 TeV)	inst./average
VXD-1	3 / 5-6 $\mu\text{m}$	50 / 2 $\mu\text{s}$ (10 $\mu\text{s}$ )	4.5(0.9) / 0.5(0.1)	250/5 W
VXD-2	4 / 10 $\mu\text{m}$	100 / 7 $\mu\text{s}$ (100 $\mu\text{s}$ )	1.5(0.3) / 0.2(0.04)	120/2.4 W
VXD-3	4 / 10 $\mu\text{m}$	100 / 7 $\mu\text{s}$ (100 $\mu\text{s}$ )	0.3(0.06) / 0.05(0.01)	200/4 W

# ALICE-ITS Upgrade


- 2 alternative sensors developed :
  - \* **Baseline : ASTRAL** (in-pixel discri.)
    - ↪  $\gtrsim 15 \mu s, 85 \text{ mW/cm}^2$
  - \* **Back-up : MISTRAL** (end-of-col. discri.)
    - ↪  $\gtrsim 30 \mu s, < 200 \text{ mW/cm}^2$
- All main components validated in 2013 :
  - \* sensing node properties
  - \* in-pixel ampli+CDS
  - \* in-pixel discriminators
  - \* rolling-shutter with end-of-col. discri.
  - \* simultaneous 2-row read-out
  - \* sparse data scan
  - \* programmable chip steering (JTAG)
    - ↪ **outcome integrated in ITS-TDR**

## New ITS Layout





# CPS fabricated in 2012/13 in 0.18 $\mu m$ Process





# SNR of Pixel Array

- MIMOSA-22THRa1 exposed to  $\sim 4.4$  GeV electrons (DESY) in August 2013



- Analog outputs of 8 test columns (no discri.)

↪ SNR with HR-18 epitaxy, at  $T=30^\circ\text{C}$

- ✧ Noise determination with beamless data taking
- ✧ Ex: S2 (T gate L/W=0.36/1  $\mu\text{m}$  against RTS noise)
- S1 (T gate L/W=0.36/2  $\mu\text{m}$  against RTS noise)

- Results :

- ✧ Charge collected in seed pixel  $\simeq 550 e^-$
- ✧ Detection efficiency of S1 & S2  $\gtrsim 99.5\%$  while Fake rate  $\lesssim O(10^{-5})$  for Discrimination Thresholds in range  $\sim 5N \rightsquigarrow > 10N$
- ✧ Mitigation of Fake Hits due to RTS noise fluctuations confirmed
- ✧ A few  $10^{-3}$  residual inefficiency may come from BT-chip association mismatches and non-optimised cluster algorithme



# Pixel Optimisation : Epitaxial Layer and Sensing Node



## Pixel charge coll. perfo. for HR-18 & VHR-20 (no in-pixel CDS) :

- \* SNR distributions  $\rightarrow$  MPV & low values tail
- \*  $22 \times 33 \mu\text{m}^2$  (2T) pixels at  $30^\circ\text{C}$

### $\Rightarrow$ Results :

- $\diamond$  only  $\sim 0.1\%$  of cluster seeds exhibit  $\text{SNR} \lesssim 7-8$
- $\diamond$   $\text{SNR}(\text{VHR-20}) \sim 5-10\%$  higher than  $\text{SNR}(\text{HR-18})$

MIMOSA 34, Signal/Noise



## Pixel charge coll. perfo. for 2 diff. sensing nodes:

- \*  $10.9 \mu\text{m}^2$  large sensing diode
- \*  $8 \mu\text{m}^2$  cross-section sensing diode underneath  $10.9 \mu\text{m}^2$  large footprint

### $\Rightarrow$ Results :


- $\diamond$   $8 \mu\text{m}^2$  diode features nearly 20% higher SNR(MPV) & much less pixels at small SNR (e.g.  $\text{SNR} < 10$ )

$$\hookrightarrow Q_{clus} \simeq 1350/1500 e^- \text{ for } 8/10.9 \mu\text{m}^2$$


$\Rightarrow$  marginal charge loss with  $8 \mu\text{m}^2$  diode

- $\diamond$  radiation tolerance to 250 kRad &  $2.5 \cdot 10^{12} \text{ n}_{eq}/\text{cm}^2$  at  $30^\circ\text{C}$  OK

MIMOSA 34, Signal/Noise




MIMOSA 34, Signal/Noise



# Spatial Resolution

- Beam test (analog) data used to simulate binary charge encoding :

- ✳ Apply common SNR cut on all pixels using  $\langle N \rangle$ 
  - ↪ simulate effect of final sensor discriminators
- ✳ Evaluate single point resolution (charge sharing) and detection efficiency vs *discriminator threshold* for 20x20; 22x33; 20x40; 22x66  $\mu m^2$  pixels



- Comparison of 0.18  $\mu m$  technology ( $> 1 k\Omega \cdot cm$ ) with 0.35  $\mu m$  technology ( $\lesssim 1 k\Omega \cdot cm$ )

Process $\triangleright$	0.35 $\mu m$	0.18 $\mu m$			
Pixel Dim. [ $\mu m^2$ ]	20.7 $\times$ 20.7	20 $\times$ 20	22 $\times$ 33	20 $\times$ 40	22 $\times$ 66
$\sigma_{sp}^{bin}$ [ $\mu m$ ]	3.7 $\pm$ 0.1	3.2 $\pm$ 0.1	$\sim$ 5	5.4 $\pm$ 0.1	$\sim$ 7

# DEVELOPMENT OF ULTRA-LIGHT DOUBLE-SIDED LADDERS





# Sensor Integration in Ultra Light Devices

## ● 2-sided ladders with time stamping for the ILD-VXD :

- \* manifold bonus expected from 2-sided ladders:  
alignment, pointing accuracy (shallow angle),  
compactness, redundancy, etc.
- \* studied by PLUME coll. (Bristol, DESY, IPHC) & AIDA (EU)  
↳ Pixelated Ladder using Ultra-light Material Embedding
- \* square pixels for single point resolution on beam side
- \* elongated pixels for 5-50 times shorter r.o. time on other side
- \* correlate hits generated by traversing particles
- \* expected total material budget  $\sim 0.3 \% X_0$

## ● Prototypes fabricated :



- \* based on  $2 \times 6$  MIMOSA-26 sensors mounted on each ladder face
- \* mechanical support : 2 mm thick low density SiC foam
- \* total material budget  $\sim 0.6 \% X_0$
- \* beam tests at CERN-SPS (traversing m.i.p.) in Nov. '11



# 2-Sided Ladder Beam Test Results

- **PLUME prototype-2010 tested at SPS in Nov. 2011:**

- \* *Beam telescope : 2 arms, each composed of 2 MIMOSA-26 sensors*
- \* *DUT : 1 PLUME ladder prototype (0.6 %  $X_0$ )*
  - ↳ *6 MIMOSA-26 sensors on each ladder face ( $> 8$  Mpixels)*
- \* *CERN-SPS beam :  $\gtrsim 100$  GeV " $\pi^-$ " beam*
- \* *BT (track extrapolation) resolution on DUT  $\sim 1.8 \mu m$*
- \* *Studies with PLUME perpendicular and inclined ( $\sim 36^\circ$ ) w.r.t. beam line*
- \* *Preliminary results (no pick-up observed): combined impact resolution & pointing resolution*



- **New PLUME proto. under construction with 0.35 %  $X_0$  (X-sect.)** → **beam tests in Q4/2014 (SPS ?)**

# CMOS Pixel Sensors (CPS): A Long Term R&D

## ■ Initial objective: ILC, with staged performances

↳ CPS applied to other experiments with intermediate requirements


### EUDET 2006/2010

*Beam Telescope*



### STAR 2013

*Solenoidal Tracker at RHIC*



*EUDET (R&D for ILC, EU project)*

*STAR (Heavy Ion physics)*

*CBM (Heavy Ion physics)*

*ILC (Particle physics)*

*HadronPhysics2 (generic R&D, EU project)*

*AIDA (generic R&D, EU project)*

*FIRST (Hadron therapy)*

*ALICE/LHC (Heavy Ion physics)*

*EIC (Hadron physics)*


*CLIC (Particle physics)*

*BESIII (Particle physics)*

...


### ILC >2020

*International Linear Collider*




### ALICE 2018

*A Large Ion Collider Experiment*



### CBM >2018

*Compressed Baryonic Matter*







# Plans for the Upcoming Years

- 2014 :
  - \* Sensors : realise & validate full scale architectures for ALICE-ITS (ASTRAL and MISTRAL)
  - \* Ladders : realise and test 0.35 %  $X_0$  2-sided ladder based on MIMOSA-26
- 2015 :
  - \* Sensors : realise final prototype for the ALICE-ITS
  - \* Ladders : test of vertex detector "sector"  $\equiv$  3 consecutive pairs of ladders on beam
- 2016 :
  - \* Sensors : production tests of ALICE-ITS sensors  $\rightarrow$  evolution towards CBM-MVD/FAIR (ASTRAL)
  - \* Ladders : realise 2-sided ladder equipped with 2 different chips (e.g. ASTRAL / MIMOSA-26)
- 2017 :
  - \* Sensors : follow ITS production, production of sensors for CBM-MVD (FAIR)
  - \* Ladders : beam tests of 2-sided ladder equipped with 2 different chips
- 2018 : Start realisation of large sensors dedicated to ILC VXD

# SUMMARY

## ● R&D ON CPS :

- \* Well established architecture achieved and implemented in STAR-PXL (0.35  $\mu m$  CMOS process)
  - ↳ extendable to sensors suited to ILD-VXD  $\lesssim 500$  GeV
- \* Not accessible with 0.35  $\mu m$  process : standalone tracking, bunch tagging (SiD), 1 TeV running, etc.
  - ↳ 0.18  $\mu m$  process accessed in 2011 should allow meeting these goals
- \* 2012-13 allowed assessing process & realising all major sensor architecture elements
  - ↳ Realisation of complete ASTRAL sensor in 2014 (ITS)
- \* Upcoming years : beyond 2014
  - Final ALICE-ITS sensor & CBM-MVD variant (include all main elements for ILD-VXD)
    - ↳ ILC dedicated sensors in 0.18  $\mu m$  process from 2017/18 on
  - Investigate FPCPS delayed read-out approach


## ● 2-SIDED LADDERS : PLUME collaboration

- \* Prototype based on MIMOSA-26 sensors on the way to achieve 0.35 %  $X_0$
- \* Upcoming years : beyond 2014
  - Validate concept of complementary sensors with ASTRAL/MIMOSA-26 & power pulsing in string mag. field
  - Assess added value of double-sided ladders
  - Investigate possibilities to still reduced the ladder material budget  $< 0.3\% X_0$

# BACK-UP SLIDES

# Main Features of CMOS Sensors (CPS)

- P-type Si hosting n-type "charge collectors"
  - signal created in epitaxial layer (low doping):  
 $Q \sim 70\text{--}80 \text{ e-h} / \mu\text{m} \mapsto \text{signal} \lesssim 1000 \text{ e}^-$
  - charge sensing through n-well/p-epi junction
  - excess carriers diffuse and/or drift to diode with help of reflection on boundaries with p-wells and substrate (high doping)  
 $\Rightarrow$  continuous signal sensing (no dead time)
- ▷ ▷ ▷ since a few years : high resistivity ( $> 1 \text{ k}\Omega \cdot \text{cm}$ ) epitaxial layer




- Prominent advantages of CMOS sensors :
  - ◇ **granularity** : pixels of  $\lesssim 10 \times 10 \mu\text{m}^2 \Rightarrow$  high spatial resolution (e.g.  $\lesssim 1 \mu\text{m}$  if needed)
  - ◇ **low material budget** : sensitive volume  $\gtrsim 10 - 20 \mu\text{m} \Rightarrow$  total thickness  $\lesssim 50 \mu\text{m} \Rightarrow$  thinning  $\lesssim 50 \mu\text{m}$
  - ◇ **signal processing  $\mu$ circuits integrated in the sensors**  $\Rightarrow$  compacity, high data throughput, flexibility, etc.
  - ◇ **industrial mass production**  $\Rightarrow$  cost, industrial reliability, fabrication duration, multi-project run frequency, technology evolution, ...
  - ◇ **operating conditions** : from  $\ll 0^\circ\text{C}$  to  $\gtrsim 30\text{--}40^\circ\text{C}$
- Main limitation of the approach : CMOS industry addresses a market far from HEP needs
  - ◇ fab. process parametres not optimised to fully exploit the potential of CPS
  - ◇ **BUT recently accessible processes (epitaxial layer, feature size) have opened up new perspectives**



# CMOS Pixel Sensors: Present Status

## ● ESTABLISHED ARCHITECTURE :


- CMOS process :  $0.35 \mu m$ , 2-well, 4 ML,  $15/20 \mu m$  &  $\sim 1 \text{ k}\Omega \cdot \text{cm}$  EPI
- in-pixel CDS
- end-of column discri. (binary encoding)
- single-row rolling shutter read-out
- sparse data scan on chip periphery
- $18.4/20.7 \mu m$  pitch  $\Rightarrow \gtrsim 3.3.5 \mu m$  resolution
- used in EUDET BT ( $115 \mu s$ ) & STAR-PXL ( $190 \mu s$ )
  - ▷ **recent step:** Commissioning of 3/10 STAR-PXL completed at RHIC with pp & ArAr collisions in May-June 2013



STAR-PXL-3SECT INSERTION  
PP & ARAR RUN IN MAY-JUNE '13

## ● NEW PROCESS UNDER STUDY SINCE 2011/12 :

- CMOS process :  $0.18 \mu m$ , 4-well, 6 ML,  $15/40 \mu m$  &  $\sim 1-6 \text{ k}\Omega \cdot \text{cm}$  EPI
- allows in-pixel discrimination  $\Rightarrow$  faster read-out & reduced power, etc.
- development driven by ALICE-ITS upgrade & CBM-MVD/FAIR ( $\sim 20 \mu s$ )
  - ▷ **recent step:** Assessment of CMOS proces detection performances & validation of rolling-shutter read-out completed in 2013



ALICE-ITS UPGRADE  
FOR LHC/PHASE-1